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(57) ABSTRACT 
A 3D interconnect structure comprising an ultra-thin inter-
poser having a plurality of ultra-high density of through-via 
interconnections defined therein. The 3D interposer electri-
cally connects first and second electronic devices in vertical 
dimension and has the same or similar through-via density as 
the first or second electronic devices it connects. The various 
embodiments of the interconnect structure allows 3D ICs to 
be stacked with or without TSVs and increases bandwidth 
between the two electronic devices as compared to other 
interconnect structures of the prior art. Further, the intercon-
nect structure of the present invention is scalable, testable, 
thermal manageable, and can be manufactured at relatively 
low costs. Such a 3D structure can be used for a wide variety 
of applications that require a variety of heterogeneous ICs, 
such as logic, memory, graphics, power, wireless and sensors 
that cannot be integrated into single ICs. 
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ULTRA-THIN INTERPOSER ASSEMBLIES 
WITH THROUGH VIAS 
CROSS-REFERENCE TO RELATED 
APPLICATION 
2 
ever, this form of multi-die stacking with TSV s imposes great 
challenges in forming TSVs within complementary metal 
oxide semiconductor (CMOS) chips, power delivery, testabil-
ity, reliability, and thermal management of logic chip, all of 
which remain major barriers in achieving high bandwidth for 
3D ICs. Additionally, organic, ceramic, and glass carriers 
having conductive through vias have been described in prior 
art, however, they do not operate at high bandwidths because 
of coarse pitch and long interconnections. The interconnect 
This application claims the benefit of U.S. Provisional 
Patent Application Ser. No. 61/409,221, filed 2 Nov. 2010, 
which is incorporated herein by reference in its entirety as if 
fully set forth below. 
BACKGROUND 
1. Field 
10 structure of the present invention, a three-dimensional (3D) 
interposer, achieves the same ultra high density of intercon-
nections at ultra short lengths, very similar to TSV s within the 
logic and memory devices. Such a structure serves many 
applications for heterogenous stacking of I Cs that cannot be 
The various embodiments of the present invention relate to 
ultra-small pitch interconnect structures comprising ofultra-
thin interposers having ultra-high density through vias 
defined therein. 
15 integrated into a single IC. One such application is for pro-
viding high bandwidth, comparing favorably over 3D ICs 
with TSV s, as it is scalable, testable, thermal manageable, and 
can be manufactured at lower costs. 
2. Description of Related Art 
The increasing number of smart and mobile phone appli- 20 
cations, including video streaming, 3D graphics, camera-
functions, and gaming, are driving the demand for logic to 
memory bandwidth (BW) at increasing levels without an 
increase in power consumption. Bandwidth is defined as bit 
rate per pin or I/O and the number of I/Os. Bit rate per pin is 25 
influenced by many factors, the most important factor being 
interconnection length between two devices. The main ele-
ments that influence bandwidth, therefore, are (1) the number 
of parallel interconnections between a logic and memory (IC) 
devices in a given area, referred to as I/O density, determined 30 
by the pitch of interconnections and (2) the length of such 
interconnections between the logic and memory devices. 
FIG. 1 illustrates various 3D packaging schemes of the 
prior art and an illustration of an exemplary embodiment of 
the present invention (FIG. le). Briefly described, the pack- 35 
aging schemes are, for example, a system-in-package (SIP) 
structure (FIG. la), a package-on-package (POP) structure 
(FIG. lb), aface-to-face (F2F) structure (FIG. le), and a logic 
on bottom stack (FIG. ld) structure. The logic on bottom 
stack structure is a next generation configuration that utilizes 40 
3D ICs with complex and expensive through silicon vias 
(TSVs). 
BRIEF SUMMARY 
Exemplary embodiments of the present invention provide a 
3D interposer interconnect structure, comprising an inter-
poser having a first side and a second side, the interposer 
being about 20 to about 200 micrometers in thickness; and a 
plurality of through-vias defined within the interposer 
extending at least from the first side to the second side of the 
interposer, wherein the thickness of the interposer to via 
diameter aspect ratio is about 1: 1 to about 10: 1; and wherein 
the interposer electrically connects first and second electronic 
devices on either side of the through-vias and has the same or 
substantially the same through-via interconnect density as the 
first and second electronic devices it connects. 
Other exemplary embodiments of the present invention 
provide a testable interposer interconnect structure, compris-
ing an interposer having a first side and a second side; and a 
plurality of through vias defined within the interposer extend-
ing at least from the first side to the second side of the 
interposer; wherein the interposer electrically connects first 
and second electronic devices on either side of the through-
via and has the same or substantially the same through-via 
interconnect density as the first and second electronic devices 
it connects; and wherein the interposer comprises test pads on 
the first and second sides of the interposer to enable testing of 
The wire-bonded SIP and POP structures are limited in the 
number of chip-to-chip interconnections and the interconnec-
tion length, preventing these structures from providing high 
bandwidths without a significant increase in power consump-
tion. The F2F structure achieves finer-pitch I/Os and thus 
increases the number of chip-to-chip interconnections, how-
ever, the design is limited to two chips and therefore cannot be 
scaled to multiple chips or sub-systems. 
45 electronic devices attached and electrically connected to at 
least one of the first and second sides of the interposer. 
Silicon interposers with very high I/Os at finer pitches offer 
potential solutions to these problems of the prior art configu-
rations, as multiple ICs may be placed side by side on the 
silicon interposer and connected through lateral re-distribu-
tion layer wiring. Such a structure has two limitations, how-
ever. First, this structure is very expensive to manufacture, 
attributed to the small number of interposers produced from 
200-300 mm wafers as well as the expensive back-end-of-line 
(BEOL) processes. The second limitation is related to the 
electrical signal delay, due to both electrical lossiness of 
silicon as well the long wire lengths with high resistance. 
An entirely new, complex, and expensive technology, 
called "3D ICs with TSVs", is being developed worldwide in 
Further exemplary embodiments of the present invention 
provide ease of thermal management interposer interconnect 
structure, comprising: an interposer having a first side and a 
50 second side; and a plurality ofthrough-vias defined within the 
interposer extending at least from the first side to the second 
side of the interposer; and wherein the interposer electrically 
connects first and second electronic devices on either side of 
the through-via and has the same or substantially the same 
55 through-via interconnect density as the first and second elec-
tronic devices it connects; and further wherein the first and 
second electronic devices are connected by a plurality of 
electrically and thermally conducting through-vias, wherein 
the plurality ofthrough-vias are distributed within the inter-
60 poser and provide localized thermal isolation or thermal con-
duction between the first and second electronic devices. 
an effort to achieve ultra-high bandwidth using TSVs fabri-
cated within logic, memory, and other I Cs, and stacking these 65 
devices one on top of the other to enable ultra-fine pitch and 
ultra-short interconnections, as illustrated in FIG. ld. How-
Additional exemplary embodiments of the present inven-
tion provide a scalable interposer interconnect structure, 
comprising: an interposer having a first side and a second 
side; and a plurality of through vias defined within the inter-
poser extending at least from the first side to the second side 
of the interposer, wherein the thickness of the interposer to via 
US 9,167,694 B2 
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diameter aspect ratio is about 1: 1 to about 10: 1; wherein the 
interposer electrically connects electronic devices and has the 
same through-via interconnect density as the electronic 
devices it connects; and wherein a plurality of electronic 
devices are attached to the first side of the interposer in a 
side-by-side configuration. 
FIGURES 
FIG. la illustrates a prior art system-in-package intercon-
nect structure embodiment. 
FIG. lb illustrates a prior art package-on-package inter-
connect structure embodiment. 
4 
FIGS. 2la and 2lb graphically illustrate insertion loss and 
far-end crosstalk plots, respectively, for through vias with 
different sidewall liner thicknesses. 
FIGS. 22a and 22b graphically illustrate insertion loss and 
far-end crosstalk plots, respectively, for through vias with 
different diameters. 
FIG. 23 illustrates the process flow for through-via fabri-
cation. 
FIG. 24 provides top and bottom views of through vias 
10 fabricated by three types oflasers. 
FIG. 25 illustrates a cross-sectional view of a through-via 
drilled in silicon by a UV laser. 
FIG. le illustrates a prior art face-to-face package inter-
15 
connect structure embodiment. 
FIG. 26 illustrates a cross-sectional view of a polymer 
filled through-via in silicon. 
FIG. 27 illustrates the process flow for silicon test vehicle 
fabrication. FIG. ld illustrates a prior art logic-on-bottom stack inter-
connect structure embodiment. 
FIG. le illustrates an exemplary embodiment of an inter-
connect structure of the present invention comprising a 3D 20 
interposer defining a plurality of through vias. 
FIG. 28 illustrates a cross-sectional view of fine line struc-
ture on polymer laminated polycrystalline silicon. 
FIG. 29 graphically illustrates an insertion plot for a CPW 
line. 
FIG. 30 illustrates a thermally managed interconnect struc-
ture of the present invention for a low power logic component. FIG. 2 graphically illustrates the bandwidth of the inter-
connect structure embodiments illustrated in FIGS. la-le. 
FIG. 3 illustrates another exemplary embodiment of the 
interconnect structure of the present invention comprising an 
interposer defining a plurality of through vias. 
FIG. 4 illustrates a top view of the interconnect structure 
illustrated in FIG. 3. 
FIGS. 5a-5d illustrate various exemplary embodiments of 
the interconnect structure of the present invention. 
FIG. 6 illustrates a method of integrating and testing the 
interconnect structure of the present invention. 
FIG. 7 illustrates a schematic model of through vias in a 3D 
glass interposer. 
FIG. 8 graphically illustrates an insertion loss comparison 
for through vias in a glass interposer utilizing different glass 
and polymeric compositions 
FIG. 31 illustrates a thermally managed interconnect struc-
ture of the present invention for a high power logic compo-
25 nent. 
30 
FIG. 32 illustrates a scalable interconnect structure of the 
present invention in a side-by-side configuration. 
FIG. 33 illustrates an interconnect structure of the present 
invention configured for a cell phone camera application. 
FIG. 34 illustrates a method for fabricating TSVs through 
a single crystalline silicon interposer. 
FIGS. 35a and 35b illustrate a typical top and bottom view, 
respectively, of a circular TSV. 
FIG. 36 illustrates a top view of a wafer inspected for a 
35 uniform via size. 
FIG. 37 illustrates the top view and micro-section images 
of a representative TSV daisy chain with about 65 µm diam-
FIGS. 9a and 9b illustrate a cross-sectional view of a cop-
per-filled TPV and a conformal copper through via, respec- 40 
tively. 
eter vias 
DETAILED DESCRIPTION 
FIG. 10 graphically illustrates the effect of through-via 
metallization on its insertion loss. 
FIG. 11 provides a cross-sectional image of through vias in 
a polymer laminated glass. 
FIGS. 12a and 12b provide a top-view image and a cross-
sectional view image, respectively, of a plurality of through 
VJaS. 
FIG. 13 provides an image ofa plated fine pitch via in glass. 
FIGS. 14a and 14b provide images showing the definition 
of fine line and space features of the through vias down to 10 
µm and 5 µm, respectively. 
FIG. 15 illustrates the process flow for glass test vehicle 
fabrication. 
FIGS. 16a-16c illustrates a fabricated glass test vehicle. 
FIG. 17 graphically illustrates measurement and simula-
tion plots of a ring resonator in a glass test vehicle. 
FIG. l8a illustrates a cross-sectional view of a CPW line to 
through-via transition structure. 
FIG.18b graphically illustrates the insertion loss plot of the 
CPW line to through-via transition structure illustrated in 
FIG. l8a. 
FIG. 19 illustrates a schematic model of a TPV in a silicon 
interposer. 
Referring now to the figures, wherein like reference numer-
als represent like parts throughout the several views, exem-
plary embodiments of the present invention will be described 
45 in detail. Throughout this description, various components 
can be identified as having specific values or parameters, 
however, these items are provided as exemplary embodi-
ments. Indeed, the exemplary embodiments do not limit the 
various aspects and concepts of the present invention as many 
50 comparable parameters, sizes, ranges, and/or values can be 
implemented. 
It should also be noted that, as used in the specification and 
the appended claims, the singular forms "a," "an," and "the" 
include plural references unless the context clearly dictates 
55 otherwise. For example, reference to a component is intended 
also to include composition of a plurality of components. 
References to a composition containing "a" constituent is 
intended to include other constituents in addition to the one 
named. Also, in describing the preferred embodiments, ter-
60 minology will be resorted to for the sake of clarity. It is 
intended that each term contemplates its broadest meaning as 
understood by those skilled in the art and includes all techni-
cal equivalents which operate in a similar manner to accom-
plish a similar purpose. 
FIGS. 20a and 20b graphically illustrate insertion loss and 65 
far-end crosstalk plots, respectively, for through vias in 
CMOS grade and polycrystalline based silicon interposers. 
Values may be expressed herein as "about" or "approxi-
mately" one particular value, this is meant to encompass the 
one particular value and other values that are relatively close 
US 9,167,694 B2 
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but not exactly equal to the one particular value. By "com-
prising" or "containing" or "including," it is meant that at 
least the named compound, element, particle, or method step 
is present in the composition or article or method, but does not 
exclude the presence of other compounds, materials, par-
ticles, method steps, even if the other such compounds, mate-
rial, particles, method steps have the same function as what is 
named. 
6 
the interposer 105 is made from silicon or any other substrate 
with a thermal conductivity of about 125 W /mK, which is also 
an advantageous material as it can provide thermal conduc-
tion in both x and y directions and can be in either in single 
crystalline or polycrystalline form. 
A plurality of ultra-small through vias 110 can be defined 
within the interposer 105 such that each of the through vias 
110 extends from the first side 115 to the second side 120 of 
the interposer 105. The interposer thickness to through-via It is also to be understood that the mention of one or more 
method steps does not preclude the presence of additional 
method steps or intervening method steps between those 
steps expressly identified. Similarly, it is also to be under-
stood that the mention of one or more components in a com-
position does not preclude the presence of additional compo-
nents than those expressly identified. 
10 diameter size, referred to as the "aspect ratio," can range from 
about 1: 1 to about 10: 1. More specifically, the through vias 
110 are ultra-small and can range from about 1-25 microme-
ters in diameter at about 3-50 micrometers in pitch. In exem-
plary embodiments, the through vias 110 are about 1-20 
15 micrometers in diameter at about 3-40 micrometers in pitch. 
As used herein, the terms "interconnect," "interconnect 
structure," and "interposer interconnect structure" may be 
used interchangeably and refer to connecting devices to form 
a package, module, sub-system or system. 
The various embodiments of the present invention provide 20 
an interconnect structure comprising an ultra-thin interposer 
having a plurality ofultra-high density through-via intercon-
nections defined therein. Such an interposer is referred to as a 
"3D interposer" as it interconnects two or more devices on 
either side of the interposer with an unprecedented density of 25 
interconnections between the two or more devices. The inter-
poser of the present invention thus electrically connects the 
first and second set of devices at the same or similar through-
via density as in the first and second electronic devices. In 
prior art embodiments, the through vias in the interposer or 30 
package were generally of the same surface-mount pitch as 
the board, typically from 400-1000 microns. The 3D inter-
poser of the present invention provides short, through-via 
interconnections, not at the board pitch of 400-1000 microns, 
but at device pitch of 10-30 microns. As illustrated in FIG. 2, 35 
the various embodiments of the interconnect structure 
The vias are electrically and thermally conducting, and are 
distributed within the interposer such that they provide local-
ized thermal isolation or thermal conduction between the first 
and second electronic devices. FIGS. 30 and 31 illustrate a 
thermally managed interconnect structure of the present 
invention for both a low and high power logic component, 
respectively. The through vias 110 can be metalized in such a 
way that the metallization provides die pad surfaces 135 that 
correspond to each of the vias 110 on both the first side 115 
and the second side 120 of the interposer 105. Specifically, the 
through vias 110 can be metalized with a highly-conductive 
metal, for example copper. Further, the through vias 110 can 
also be metalized with a polymer liner or a metal seeding 
liner. The die pads 135 that are formed on the first 115 and 
second sides 120 of the interposer 105 can electrically con-
nect devices using solder, copper bumps with solder caps, 
copper to copper bonding, adhesive bonding, metallurgical 
bonding, non-conductive bonding, or combinations thereof. 
A first electronic device 125 can be attached to the first side 
115 of the interposer 105 and a second electronic device 130 
can be attached to the second side 120 of the interposer 105. 
In exemplary embodiments, the first electronic device 125 
can be single or stacked memory IC devices, and the second 
electronic device 130 can be a logic IC device or devices. It 
increases bandwidth between the two electronic devices as 
compared to other interconnect structures and does so by (1) 
utilizing an ultra-thin interposer, therefore resulting in ultra-
short interconnections, and (2) achieving ultra-fine pitch con-
ductive through-via structures using novel process methods 
to fabricate such interposers. Further, the interconnect struc-
ture of the present invention is scalable, testable, thermal 
manageable, and can be manufactured at relatively low costs. 
40 shall be understood that other electronic devices can also be 
Referring to FIG. 3, there is shown an exemplary embodi- 45 
ment of an interconnect structure 100 of the present invention. 
As illustrated, the interconnect structure comprises an inter-
poser 105 having a first side 115 and a second side 120. The 
interposer 105 is ultra-thin and is less than about 100 
micrometers in thickness. In exemplary embodiments, the 50 
interposer 105 is less than about 800 micrometers in thick-
ness, and more specifically about 20-100 micrometers in 
thickness. In preferred embodiments, the interposer is about 
30 micrometers in thickness. The interposer 105 can be made 
of many substrate materials, for example, glass, silicon, 55 
ceramic, polymer-glass laminates, and flexible polymers, and 
can be of many shapes, for example wafer, small square or 
rectangular panels, or large panel shapes. In exemplary 
embodiments, the interposer 105 is made of glass or any other 
substrate with a thermal conductivity as low as about 5 W /mK 60 
or as high as about 125 W/mK, or higher, as in the case of 
silicon. Glass presents several advantages, namely, silicon-
matched coefficient of thermal expansions (CTE), excellent 
surface flatness, dimensional stability, high electrical resis-
tivity, and thin and large panel availability. These properties 65 
enable glass to isolate heat between the two electronic devices 
it connects on either side. In other exemplary embodiments, 
used as the first electronic device 125 and/or the second 
electronic device 130. For example, an exemplary embodi-
ment of the present 3D interposer can be a digital camera for 
cell phones, with an image sensor chip on one side and anAsic 
chip on the other side of the interposer, as illustrated in FIG. 
33. The interposer 105 and the through vias 110 work to 
electrically connect the first electronic device 125 and the 
second electronic device 13 0, and have substantially the same 
through-via interconnect density as the first electronic device 
125 or the second electronic device 130 it connects. This 
enables the first 125 and second 130 electronic devices to 
communicate at bandwidth speeds of at least about 10 GB/s, 
as illustrated in FIG. 2. It shall be understood that while the 
interconnect structure 100 of the present invention is capable 
of achieving such high bandwidth speeds, the interconnect 
structure 100 is scalable (e.g., to decrease bandwidth speed) 
to meet the demands of specific applications. 
Unlike many prior art embodiments, the first 125 and sec-
ond 130 electronic devices can be connected to the interposer 
105 in a face to face configuration (i.e., the active device 
surface is adjacent and first 115 and second 120 sides of the 
interposer 105). Further, as illustrated in FIG. 3, electronic 
devices having different I/O pad layouts and sizes can also be 
connected through the use of blind vias 140 and conductor 
traces 145 defined within polymer-metal redistribution layers 
deposited on the first side 115 and second side 120 of the 
interposer 105. 
US 9,167,694 B2 
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FIG. 4 illustrates a top view of the interconnect structure 
100 showing the first electronic device 125 above the inter-
poser 105, and the second electronic device 130 below the 
interposer 105.As illustrated, the first electronic device 125 is 
8 
GLASS INTERPOSER EXAMPLES 
Example #1 
Electrical Modeling ofTPVs 
The effect of different through-package-via (TPV) forma-
tion processes on insertion loss and crosstalk was studied 
using electromagnetic (EM) simulations. TPVs were mod-
of a different pad size and configuration than the second 
electronic device 130, and they are connected with through 
vias 110, blind vias 140, and conductor traces 145. FIG. 5 
shows various exemplary embodiments of the interconnect 
structure 100, illustrating the versatility in electronic devices 
and stacking configurations. It shall be understood that not all 
embodiments of the interconnect structure 100 of the present 
invention are illustrated and thus, the interconnect structure 
100 is in no way intended to be limited solely to these figures. 
For example, third and fourth electronic devices can be 
stacked on the first 125 and second 130 electronic devices, 
respectively to create a 3D configuration. In stacking embodi-
ments, through vias are defined within the first 125 and sec-
10 eled and simulated in CST Microwave Studio™ (CST-
MWS)-a 3D full-wave Electromagnetic (EM) simulator. 
The system response was studied up to about 10 gigahertz 
(GHz). The conceptual TPV model is illustrated in FIG. 7. 
The model comprises a signal via (marked as 'S' in FIG. 7) 
15 surrounded by two ground vias (marked as 'G' in FIG. 7). The 
signal via was excited by discrete ports on its top and bottom 
surfaces. Two types of glass substrates were considered in this 
study-Glass 1 (a low CTE borosilicate glass) and Glass 2 (a 
20 
ond 130 electronic devices, as well as the interposer, to facili-
tate communication with the third and fourth electronic 
embodiments. Contrastingly, in embodiments that connect 
first 125 and second 130 electronic devices only (as illustrated 
in FIG. 3), at least one, if not both, of the electronic devices do 25 
not have through vias, which is distinguishable from many 
prior art embodiments. 
high CTE glass). The glass substrate was 180 µm thick and 
had a 15 µm thick surface polymer liner on its top and bottom 
surfaces. Two types of liner material were also used-Poly-
mer 1 and Polymer 2. The TPVs were about 30 micrometers 
(µm) in diameter and about 60 µmin pitch. The TPVs were 
modeled as completely filled with copper. FIG. 8 shows the 
insertion loss comparison for the TPV s in different glass and 
liner material combinations. Notably, changing the glass or 
liner material had little effect on the TPV loss. 
Two types ofTPV metallization options were also studied, 
fully filled Cu and partially or conformally filled Cu, as illus-The exemplary embodiments of the interconnect structure 100 provide many benefits over the prior art. For example, the 
interconnect structure 100 of the present invention offers the 
smallest interconnections (e.g., the plurality ofvias 110) that 
run through the best electrically-insulating substrate (e.g., the 
glass interposer 105), which reduces latency, signal loss, and 
power. Further, glass interposers have extremely low electri-
30 trated in FIG. 9. Glass 2 and Polymer 2 were chosen as the 
substrate and liner material. The via diameter and pitch were 
about 30 µm and about 60 µm respectively. The glass thick-
ness was about 180 µm. FIG.10 shows the simulated insertion 
loss for the two metallization options. The conformal Cu TPV 
35 has almost identical loss behavior as the completely-Cu filled 
TPV. This can be attributed to skin effect. As demonstrated, 
any combination of the glass and polymer materials consid-
ered in this example can lead to good electrical performance 
of the TPVs. Conformal Cu TPVs exhibit similar perfor-
cal loss with respect to signal propagation. This characteristic 
becomes critical in scenarios where signal lines become 
longer than a few microns, such as with interposers. Further, 
glass interposers eliminate the need for through-silicon-vias 
(TSV s) in the logic IC, which substantially, if not completely, 
eliminates complications of 3D ICs discussed above. Addi-
tionally, the double-side mounting of electronic devices to the 
interposer 105 allows for the testability of the interposer 105 
before and after integrating each of the electronic devices. 
This integration and testing method is illustrated in FIG. 6. 45 
The first step 605 is interposer fabrication with through vias 
and RDL construction (chip-last); the interposer is tested at 
this stage. The second step 610 is the assembling, mounting, 
and testing of the first electronic device; the third step 615 is 
the assembling, mounting, and testing of the second elec- 50 
tronic device. This process alleviates the Known Good Die 
(KGD) concerns in 3D IC integration because each die can be 
tested after assembly to the interposer. Further, the intercon-
nect structure 100 of the present invention provides an inclu-
sive system level integration approach allowing 3D ICs to be 55 
integrated with and increase the number of dies. The 3D 
interposer of the present invention is scalable for increased 
number of dies, not only above and below the interposer but 
also side by, as illustrated in FIG. 32. This is in contrast to 3D 
40 mance as Cu filled TPVs. However, the conformal TPVs are 
expected to exhibit better thermo-mechanical reliability 
behavior. 
I Cs with TSV where, multiple dies over 4 are a problem in the 60 
prior art. Furthermore, the interconnect structure of the 
present invention enables the interposer 105 and the package 
can be one and the same, in contrast to today's 3D ICs that 
attach to interposers, which then attach to packages before 
being assembled onto boards, thus lowering the packaging 65 
costs by eliminating complex interposers and packages that 
are needed for current 3D ICs. 
Example #2 
Mechanical Design and Modeling ofTPVs 
Finite Element (FE) models were developed to provide 
design guidelines for TPV structures in glass interposers. 
Various combinations of glass and polymer materials were 
studied in terms of interfacial shear stress ( axy) and axial 
stress in polymer (ax) as metrics representing failure mecha-
nisms for delamination or cracking, respectively. Table 1 
shows the material properties used in the FE models, and the 
models used in the study were subjected to a standard thermal 
load cycle of about -55 to 125° C. 
TABLE 1 
Young's Poisson's CTE Stress free Temp. 
Modulus (GPA) Ratio (ppm/Cc.) cc C.) 
Glass 1 77 0.22 3.8 25 
Glass 2 71 0.24 8.5 25 
Polymer 1 1.83 0.3 67 232 
Polymer 2 6.9 0.3 31 120 
Copper 121 0.3 17.3 25 
US 9,167,694 B2 
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Example #3 
Fabrication ofU!trafine Pitch TPVs 
The biggest challenge with glass interposers is the forma-
tion of small vias at fine pitch TPVs (<50 µm) in a cost 
effective way. Hence there is a need to explore thin glass 
substrates which will enable ultrafine pitch TPV formation in 
a faster way. This example focused on excimer laser via 
formation on ultrathin glass substrates (<200 µm). To 10 
enhance the knowledge of excimer laser micro fabrication, 
two types of drilling techniques-single hole drilling and 
multiple drilling using mask projection were investigated. 
In the case of the single hole drilling, via formation using 
excimer lasers was carried out on double side polymer-lami- 15 
nated, 175 µm thin Borosilicate glass (BSG). The 50 µm pitch 
vias demonstrated in the prior art have a conical profile with 
a flare at the entrance of the via. Such an artifact has been 
reported in literature and is attributed to laser beam reflections 
10 
FIGS. 14a and 14b show the definition of fine line and space 
features down to about 10 µmusing about 15 µm thin dry film 
negative photo-resist. Fine line definition down to about 5 µm 
was achieved using negative liquid photoresist. After pattern-
ing, the features were electroplated with copper to a height of 
about 5 µm to about 10 µm. Post electroplating, the seed layer 
was removed after stripping the photo-resist. 
Example #5 
Glass Test Vehicle Demonstrator 
A glass test vehicle was designed and fabricated to char-
acterize the substrate and TPVs in glass. FIG. 15 shows the 
process flow used for fabricating the test vehicle. A 150 
mmx 150 mm square glass panel with a thickness of about 180 
µm was used for the test vehicle demonstrator. BSG with 
polymerl was used for the initial test vehicle fabrication. A 
key fabrication challenge was the handling ofultrathin glass 
substrates during the different stages of processing. Glass, 
being a brittle material, is prone to cracking. The double-side 
polymer lamination helped enhance the handling of glass by 
acting as a stress relieflayer, providing mechanical support to 
the glass. Through-vias were formed with entrance and exit 
at the glass surface. Using polymer-laminated glass, 20 
improved via profiles were obtained with almost vertical and 
smooth side walls, as illustrated in FIG. 11. The entrance and 
exit diameters obtained were 27 µm and 15 µm, respectively. 
The polymer liner on the glass surface helped minimize the 
laser beam reflections, thus enabling sharp via comers. 
Thus far, the throughput of via drilling in a glass substrate 
has been one of the crucial problems in 3D glass interposer 
mass production, because conventional laser ablation has 
been a serial process and ablation rates in glass are much 
lower than in polymers. This experiment explored a parallel 30 
via ablation process using a mask projection technique. As 
one of the examples of multiple drilling, a mask with a 33x33 
array pattern (1089 holes) was used. FIG. 12a shows the top 
view optical image ofTPVs formed in 55 µm ultrathin BSG. 
More than one thousand uniform vias at a pitch of30 µm were 35 
obtained simultaneously in one laser ablation process. FIG. 
l2b shows the SEM micrograph of a split cross section of the 
vias. The entrance and exit diameters obtained were approxi-
mately 19 µm and 6 µm, respectively. The obtained side walls 
were smooth and the vias were formed within 10 seconds. 40 
FIG. 13 provides an image of a plated fine pitch via in glass. 
The mask projection process thus has tremendous potential 
for low cost via formation of small diameter vias at fine pitch 
25 diameters of about 130 µm and about 90 µm respectively 
using laser ablation. Metallization ofTPV sand on the surface 
of glass interposer was carried out using copper as metal and 
SAP (semi additive plating) approach. The resulting two 
metal layer structure is shown in FIG. l6a-c. 
Ring resonators were designed to extract the dielectric 
constant and loss tangent of the interposer. FIG. 17 shows the 
measured and simulated response of the ring resonator up to 
20 GHz. The electrical properties of the glass interposer, as 
shown in Table 2, were extracted from the measurement and 
simulation data. The interposer demonstrated good electrical 
properties with a low dielectric constant and loss tangent up to 
19.4 GHz. Some structures were designed and fabricated to 
characterize the electrical characteristics of the interconnec-
tions (lines and TPVs) in glass interposer. FIGS. 16c and 18a 
show the top view and the cross-sectional view of a CPW line 
to TPV transition structure, respectively. The comparison 
between the measured and simulation data for this structure is 
shown in FIG. l8b. It was observed that the simulation results 
correlate well with the measurement results. The intercon-in ultrathin glass. 
45 nectionhas low insertion loss (less than 0.15 dB) until 9 GHz. 
Example #4 
Fine Line Wiring on Glass 
Wiring with small line width and line spacing helps inter- 50 
connect several I/Os between ICs and 3D ICs using a mini-
mum number of routing layers. Fine line wiring on organic 
packages has been studied using a panel-based, wet process-
ing approach. Wiring on silicon is achieved using wafer-
based lithography process that helps achieve feature sizes less 55 
than about 1 µm. The favorable dimensional stability and 
smooth surface of glass facilitates this fine line wiring. How-
ever, direct wet metallization on glass has been a challenge 
due to surface chemistry of glass and its interaction with 
metals. The presence of a surface polymer, however, on glass 60 
facilitates metallization. The glass TPV side walls were sub-
jected to direct metallization using wet electroless copper 
deposition. A semi-additive plating (SAP) approach was used 
wherein the fine lines and the through vias were metalized 
simultaneously. Fine-line and space definitions with dimen- 65 
sions of about 10 µm or less were achieved on polymer-
laminated glass cores using dry film and liquid photo-resists. 
TABLE2 
n Freq. (GHz) DK( Er) DF(tano) 
2.44 4.73323 0.002861 
2 4.88 4.712096 0.002852 
7.28 4.776466 0.001906 
4 9.72 4.754924 0.001814 
12.2 4.742063 0.001963 
14.6 4.769319 0.001979 
7 17 4.788918 0.002104 
19.4 4.803689 0.001806 
POLYCRYSTALLINE SILICON 3D INTERPOSER 
EXAMPLES 
Example #1 
Electrical Modeling ofTPVs/TSVs 
Electromagnetic modeling and simulation results were 
presented to compare the electrical performance of through 
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silicon vias (TSV s) and TPV sin polycrystalline-silicon inter-
posers. Parametric studies of the TPV diameter and sidewall 
liner thickness on electrical performance is also presented. 
TPV s were modeled and simulated fortheir electrical char-
acteristics by means of3D full-wave Electromagnetic (EM) 5 
simulations. CST Microwave Studio™ (CST-MWS) was 
used as a 3D full-wave EM simulator to study the system 
response of the vias up to 10 GHz. The via model is shown in 
FIG. 19. The model comprises two signal vias (marked as 'S' 
in FIG. 19) surrounded by four ground vias (marked as 'G' in 10 
FIG. 19). The vias were excited with discrete (lumped) ports 
on their top and bottom surfaces. 
The insertion loss and crosstalk between the vias in two 
types of Si interposers is compared in FIGS. 20a and 20b. 15 
TPVs in polycrystalline Si (0.15 Q-cm resistivity) is com-
pared with TSVs in wafer-based CMOS grade Si (10 Q-cm 
resistivity). The thickness of the Si substrate was about 220 
µm. The diameter and pitch of these Cu filled vias were about 
30 µm and about 120 µm, respectively. The TSVs were mod- 20 
eled with about 1 µm thick sidewall Si02 liner, while the 
TPVs were modeled with about 5 µm thick sidewall polymer 
liner. 
12 
The material properties used in the simulations are given in 
Table 3. A standard thermal load cycle of -55 to 125° C. was 
used for the analysis. 
TABLE3 
Young's Poisson's CTE Stress free Temp. 
Modulus (GPA) Ratio (ppm/Cc.) cc C.) 
Silicon 185 0.28 2.6 25 
Polymer 6.9 0.3 31 120 
Copper 121 0.3 17.3 25 
Si02 70 0.3 0.5 25 
The interfacial shear stress localization occurs at the Cu-
Polymer (about -90 MPa) and Polymer-Si (about 72 MPa) 
junctions in the case of TPV structures, and at Cu-Si02 
(about 124 MPa)junctions in the case ofTSV structures. The 
relatively higher interfacial shear stress localization in TSV 
It is observed from FIGS. 20a and 20b that the TPVs in 
polycrystalline Si have lower loss (until about 10 GHz) and 
lower crosstalk (until about 7 GHz) as compared to the TSVs 
in CMOS grade Si. The better electrical behavior of the TPV s 
can be attributed to the thicker polymer lined sidewall and 
surface liner in these interposers. This helps reduce the sub-
structures can be attributed to the higher CTE mismatch of 
Si02 with Cu vias. This makes the standard Si interposers 
more susceptible to delamination failures compared to TPV 
structures fabricated with polymer liners. Due to higher stiff-
ness of Si02 , the TSV structures are more prone to cohesive 
cracks compared to TPV structures. It is also expected that 
25 TSV structures would experience higher stress during the 
back grinding process required for fabricating these struc-
tures. 
strate loss and coupling in the Si substrate. 30 
Example #3 
The effect of the sidewall liner thickness on the insertion 
loss and crosstalk in TPVs is studied in FIGS. 2la and 21b. 
The TPV diameter and pitch was about 30 µm (diameter of the 
Cu filled region) and about 120 µm, respectively. The Si 
substrate resistivity and thickness was about 0.15 Q-cm and 
about 220 µm respectively. It is seen from FIGS. 2la and 21b 
that the insertion loss and crosstalk can be reduced by using a 
thicker sidewall polymer liner. 
TPV Fabrication Process 
FIG. 23 illustrates the process flow used to fabricate the 
35 TPV in a polycrystalline silicon panel. 
Example #4 
TPV Formation 
Several methods for TPV formation in polycrystalline sili-
con were explored as the traditional DRIE processes are too 
slow to drill TPV sin silicon interposers of about 220 µm thick 
polycrystalline silicon. To solve this problem, TPV formation 
by laser ablation (UV, excimer and pico-second lasers) was 
studied. Top and bottom views of the vias fabricated by three 
types oflasers are compared in FIG. 24. 
The UV laser with a wavelength ofabout 266 nm was faster 
but resulted in large via entrance diameters ranging from 
The effect of via diameter on its loss and crosstalk is 40 
studied in FIGS. 22a and 22b. The vias were modeled in about 
220 µm thick polycrystalline Si (0.15 Q-cm resistivity) with 
about 5 µm thick polymer sidewall liner. The TPV pitch was 
about 120 µm. The loss in the TPVs can be reduced by 
decreasing via diameter. Smaller TPV shave smaller sidewall 45 
capacitance (due to smaller diameter) and smaller substrate 
conductance (due to larger spacing between the TPVs). This 
helps in reducing the loss. Due to the greater spacing between 
the smaller TPV s, their crosstalk is lower as compared to the 
larger TPVs. 50 about 7 5-125 µm. The via exit diameter (ranging from about 
50-100 µm) was smaller than the entrance diameter, indicat-
ing significant via taper. The excimer laser was able to drill 
smaller vias (about 10-20 µm diameter) than the UV laser. 
The performance ofTPVs in polycrystalline Si (with thick 
polymer liner) is better as compared to that of wafer-based 
CMOS grade Si with thin Si02 liner. The electrical perfor-
mance of the TPVs can be improved by decreasing its diam-
eter and by increasing the sidewall liner thickness. 
Example #2 
Mechanical Design ofTPVs/TSVs 
Finite Element (FE) modeling was performed usingAnsys 
to compare the proposed TPV structure with a polymer liner 
to the current 3D IC structure with TSV structure with thin 
Si02 liner in terms of interfacial shear stresses ( axy) due to 
thermal loading. The effect of geometry (liner thickness and 
via diameter) on the axial stress (ax) of a polymer liner in TPV 
structure was also studied. 
55 The excimer laser was able to form nearly vertical TPV side-
wall without micro-cracking due to minimal thermal damage 
to the silicon material. Excimer laser processing can be scaled 
to higher throughput by parallel mask projection ablation. 
Picosecond lasers can further reduce the heat generated dur-
60 ing the laser ablation process. TPVs with about 10-50 µm 
diameter were formed by pico-second laser. However, this 
method is currently limited by slow processing speed and 
serial via formation process. 
For this initial study, short wavelength UV lasers were 
65 chosen for TPV formation in polycrystalline silicon. FIG. 25 
shows a typical cross section picture of a laser ablated 
through-via in polycrystalline silicon. 
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13 
Example #5 
Polymer filling and Liner Formation 
A novel polymer liner approach is presented to replace the 
current combination of Si02 and diffusion barriers used in the 
processing of CMOS-based silicon interposers. The technical 
approach involves polymer filling ofTPV, followed by laser 
ablation to form an "inner" via resulting in a via side wall liner 
14 
FIG. 29 illustrates the simulation and measurement results 
of an about 6.2 mm long CPW line. It is observed that the 
transmission lines have less than 2 dB insertion loss at 9 GHz. 
This translates to a loss of0.3 dB/mm at 9 GHz. 
SINGLE CRYSTAL SILICON INTERPOSER 
EXAMPLES 
Example #1 
of controlled thickness. 10 
The laser drilled silicon samples were first cleaned using a 
plasma treatment. About 30 µm thick polymer film was lami-
nated to cover the surface and fill the TPV s. This was done by 
Process Optimization, Integration, and Fabrication 
an optimized double-side lamination process with hot press, 
resulting in void-free filling without cracking the silicon. 15 
FIG. 26 shows the optical cross-sectional image of polymer 
laminated silicon substrate with polymer-filled TPV (about 
125 µm and about 100 µm via entrance and exit diameter 
respectively). Adhesion between polymer and silicon was 
checked by initial tape test for peel strength and the samples 20 
showed good adhesion. 
TSVS were fabricated on 4" wafers according to the pro-
cess flow illustrated in FIG. 34. After cleaning the 400 µm 
wafer substrate, lithography was performed to pattern the 
TSV structures using Dow Chemical SPR220 positive acting 
photoresist and Karl Suss MA-6 Mask Aligner. The recipe for 
the photoresist was about 1000 rpm/500R/S/5s and then 
about 2000 rpm/1000R/S/40s. The average thickness of the 
photoresist was about 7.5 µm. After about 35 minutes of 
baking dry and exposure, the photoresist was developed by 
using MF-319 developer. 
UV laser ablation was used to drill through holes in the 
polymer filled vias. The inner via diameter was controlled to 
ensure proper sidewall polymer liner thickness. 
Example #6 
TPV Metallization 
The TPV metallization consisted of two steps: 1) Cu seed 
layer formation, and 2) Cu electroplating. Electroless plating, 
a fast, low cost process, was used in this study to form an 
about 0.5-1 µm thick copper seed layer for further electro-
plating. The polycrystalline silicon sample with via in poly-
mer was first cleaned using plasma to remove any impurities 
on the surface. After rinsing the sample, Cu was plated by 
electro less deposition on the top and bottom surfaces of the 
sample, and along the via side wall. A fast, void-free electro-
plating was performed to fill the vias with Cu. Alternate filling 
methods to improve the throughput of the via metallization 
are under investigation. 
Example #7 
Test Vehicle Fabrication and Characterization 
A demonstrator test vehicle was designed and fabricated 
using the process flow diagram as shown in FIG. 27. TPVs 
were drilled in about 6 inch sized polycrystalline silicon 
panels by using a UV laser. Polymer was laminated on both 
sides to fill the via hole. Laser ablation was performed in the 
filled polymer to form the TPV liner. After surface cleaning, 
dry film photoresist was laminated on both sides and photo-
lithography was performed. After patterning the sample, a 
semi-additive Cu electroplating was performed to fill the 
TPVs and to form the redistribution layer (about 5 µm thick). 
Finally, the photoresist and seed layers were removed sequen-
tially. 
Fine line structures were also fabricated on the test vehicle. 
FIG. 28 shows the cross-section picture of the fine line struc-
ture on polymer laminated polycrystalline silicon. The fabri-
cation resulted in fine line and space features down to about 
20µm. 
Co-planar waveguide (CPW) transmission lines were 
designed and fabricated along with other electrical character-
ization structures. The structures were measured in a VNA 
after performing SOLT calibrations. 
After the lithography process, the sample wafer was 
25 attached to a handle wafer and then put into the STS-ICP 
machine for blind via etching using Bosch Process. In the 
process of blind via etching, the larger features have faster 
etching and vias with similar dimensions have similar etching 
speed. For example, after 550 cycles etching in STS ICP, all 
30 circular TSVs with about 65 µm diameter had a similar etch 
depth of about 285 µm compared to about 40 µm circular 
TSV s with a lower etch depth of about 260 µm. After blind via 
etching, back grinding, and final polish was used to expose 
the backside of the vias to form through vias. In order to open 
35 the about 40 µm diameter alignment vias on the back side, the 
wafer was thinned down to about 260 µm. FIGS. 35a and 35b 
shows a typical top and bottom view, respectively, ofa circu-
lar TSV (about 65 µm) after back grinding and polishing. 
Wafer Inspection was also done for about 65 µm via size 
40 uniformity across the wafer (from area 1 and area 2 in the 
mask layout shown in FIG. 36) and across the five wafers in 
the batch. The results are shown in Table 4 and uniform via 
size distribution was observed for both top and bottom sides. 
However, the diameters of bottom vias are always about 8-9 
45 µm larger than the top ones. 
50 
55 
TABLE4 
Average Size 
Top via size (µm) Bottom via size (µm) Difference (µm) 
Area 1 Area2 Area 1 Area2 Bottom-rap 
Wafer 1 68.35 69.92 77.59 77.76 8.45 
Wafer 2 67.52 69.5 76.61 77.97 8.1 
Wafer 3 68.44 70.39 78.83 76.97 9.41 
Wafer4 69.72 69.75 78.1 77.62 8.36 
Wafer 5 69 70.22 78.05 79 8.44 
After removing the residual photoresist by using Acetone, 
a 2 µm thick Si02 dielectric isolation layer was deposited by 
60 plasma enhanced chemical vapor deposition process at about 
250° C. on both sides of the wafer using a Plasma-Therm 
PECVD or STS-PECVD tool. About 30 nanometer (nm) Ti 
(barrier for Cu diffusion into Si02 ) and about 1 µm thick 
copper seed layer were grown on both sides of the sample 
65 wafer by using CVC DC Sputter to provide the electrical 
contact for the electroplating process. The sequence ofbarrier 
and seed layer sputter deposition for the through-vias was 
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Ti/Cu sputter on side 1, followed by flipping the wafer and 
Ti/Cu sputtering on side 2 to get complete coverage on the 
through-via. For high aspect ratio vias, Cu electroless plating 
process was used to deposit a thin layer of Cu to ensure 
complete coverage of the metal seed and fix any spots on the 
via side wall where the sputtered seed layer was not able to 
reach. A DC electroplating process was then used to plate 
copper and fill the TSVs. The holding time between seed 
repair and electroplating was minimized in order to avoid 
oxidation of Cu and a 10% sulfuric acid clean was performed 10 
for about 1-2 minutes just before the electroplating step. A 
current of about 4 amps (A) was used for about 8 hours in this 
process. The final thickness of the Cu burden on both sides 
was around 80 µm, which was then thinned down during the 15 
Cu pad formation process. 
16 
We claim: 
1. A three-dimensional (3D) glass interposer interconnect 
structure, comprising: 
a glass interposer having a first side and a second side, the 
glass interposer being 20 microns to 100 microns in 
thickness; and 
a plurality of through-vias defined within the glass inter-
poser extending at least from the first side to the second 
side of the glass interposer; 
wherein the glass interposer electrically connects first and 
second electronic devices on either side of the through-
vias and has the same or substantially the same through-
via interconnect density as the first and second elec-
tronic devices it connects; and 
wherein the plurality ofthrough-vias are 3 microns to 50 
microns in pitch and 1 micron to 25 microns in diameter. 
2. The interconnect structure of claim 1, wherein the first 
electronic device is attached to the first side of the glass 
interposer and the second electronic device is attached to the 
second side of the interposer. 
3. The interconnect structure of claim 1, further comprising 
a plurality of blind vias and a plurality of conductor traces 
defined within a redistribution layer on the first side and the 
second side of the glass interposer, wherein the blind vias and 
conductor traces enable the interposer to electrically connect 
to first and second electronic devices of different input/output 
(I/O) pad layouts and sizes. 
4. The interconnect structure of claim 1, wherein the first 
and second electronic devices communicate at a bandwidth of 
at least 10 GB/s. 
The Cu pad formation process starts with thinning of the 
Cu burden by double sided micro-etch process using a dilute 
CuC12 solution. The target finished Cu thickness was about 
12-15 µm. After thinning the Cu burden, a double-sided 20 
lithography process was done using dry film photoresist 
applied to the thin wafer by vacuum lamination. The UV 
exposure was done with precise alignment using a mask 
aligner, followed by spray developing using a 1 % sodium 
carbonate solution. The patterned photoresist mask was used 25 
to etch back the Cu by wet etching (CuC12 chemistry), fol-
lowed by Ti seed removal using wet or dry etching. The final 
step in the process sequence was stripping of the photoresist 
using a potassium hydroxide solution to result in Cu pad 
structures. FIG. 37 illustrates the top view and micro-section 30 
images of a representative TSV daisy chain with about 65 µm 
diameter vias. The defined copper pads for the through vias 
can be seen on both sides of the wafer with a thickness of 
5. The interconnect structure of claim 1, wherein the first 
and second electronic devices communicate at a bandwidth of 
35 at least 12 GB/s. about 260 µm. 
Example #2 
Reliability Testing 
40 
The first wafer with fully fabricated TSV coupons had a 
yield of 18 working daisy chain coupons of about 65 µm 
diameter out of a total of25 coupons in the mask layout. Daisy 
chain resistance was measured as-fabricated, using both four 
point and two point probe setups. The two point probe setup 45 
was used for monitoring the daisy chain resistance through 
thermal cycling. The total resistance of an individual daisy 
chain coupon was measured to be in the range of few ohms, 
which includes the resistance of traces on both sides and 
6. The interconnect structure of claim 1, wherein the 
through-vias are metalized. 
7. The interconnect structure of claim 6, wherein the 
through-vias are metalized with copper. 
8. The interconnect structure of claim 6, wherein the 
through-vias are metalized with a low coefficient of thermal 
expansion (CTE) conductive alloy. 
9. The interconnect structure of claim 6, wherein the 
through-vias are metalized with a thick polymer liner. 
10. The interconnect structure of claim 6, wherein the 
through-vias are metalized with a seeding metal liner for 
subsequent electroplating. 
11. The interconnect structure of claim 1, wherein the first 
electronic device is a logic device. 
12. The interconnect structure of claim 1, wherein the 
second electronic device is a memory device. 
13. The interconnect structure of claim 1, wherein the glass 
interposer is 20 to 50 micrometers in thickness. 
contact resistance from the probing in addition to the TSV 50 
resistance. JEDEC standard thermal cycle tests are in 
progress from -40° C. to 125° C. after MSL-3 precondition-
ing. Early results from the first 300 cycles indicate some 
failures in the periphery of the wafer, while the resistance in 
the interior coupons is quite stable. 
14. The interconnect structure of claim 1, wherein the 
55 plurality ofthrough-vias are 1to20 micrometers in diameter. 
15. The interconnect structure of claim 1, wherein the 
plurality ofthrough-vias are 3 to 30 micrometers in pitch. 
16. The interconnect structure of claim 1, wherein the first 
and second electronic devices are connected to the glass 
60 interposer in a face-to-face configuration. 
Numerous characteristics and advantages have been set 
forth in the foregoing description, together with details of 
structure and function. While the invention has been dis-
closed in several forms, it will be apparent to those skilled in 
the art that many modifications, additions, and deletions, 
especially in matters of shape, size, and arrangement of parts, 
can be made therein without departing from the spirit and 
scope of the invention and its equivalents as set forth in the 
following claims. Therefore, other modifications or embodi-
ments as may be suggested by the teachings herein are par-
ticularly reserved as they fall within the breadth and scope of 
the claims here appended. 
17. The interconnect structure of claim 1, wherein the first 
and second devices are electrically connected to pads or 
through-vias on the first and second sides of the glass inter-
poser, respectively, using solder, copper bumps with solder 
65 caps, copper-to-copper bonding, adhesive bonding, metallur-
gical bonding, non-conductive bonding, or combinations 
thereof. 
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18. The interconnect structure of claim 1, wherein at least 
one of the first and second electronic devices does not com-
prise through-vias. 
19. The interconnect structure of claim 1, further compris-
ing: 
a third and fourth electronic device, wherein the third and 
fourth electronic devices are stacked on the first and 
second electronic devices, respectively, in a three-di-
mensional (3D) configuration; and wherein the first and 
second electronic devices comprise a plurality of 10 
through-vias to electrically communicate with the third 
and fourth electronic devices, respectively. 
20. The interconnect structure of claim 1, wherein the glass 
interposer is a large panel. 
21. A testable glass interposer interconnect structure, com-
prising: 
a glass interposer having a first side and a second side, the 
glass interposer being 20 microns to 100 microns in 
15 
thickness; and 20 
a plurality of through-vias defined within the glass inter-
poser extending at least from the first side to the second 
side of the glass interposer; 
wherein the glass interposer electrically connects first and 
second electronic devices on either side of the through- 25 
via and has the same or substantially the same through-
via interconnect density as the first and second elec-
tronic devices it connects; 
wherein the glass interposer comprises test pads on the first 
and second sides of the glass interposer to enable testing 30 
of electronic devices attached and electrically connected 
to at least one of the first and second sides of the glass 
interposer; and 
wherein the plurality ofthrough-vias are 3 microns to 50 
microns in pitch and 1 micron to 25 microns in diameter. 35 
22. The interconnect structure of claim 21, wherein elec-
trical package test methods are applied to verify the function-
ing of the glass interposer, the glass interposer with the first 
electronic device on the first side of the glass interposer, 
followed by the second electronic device mounted on the 40 
second side of the glass interposer. 
23. A thermally-manageable glass interposer interconnect 
structure, comprising: 
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a glass interposer having a first side and a second side, the 
glass interposer being 20 microns to 100 microns in 
thickness; and 
a plurality of through-vias defined within the interposer 
extending at least from the first side to the second side of 
the glass interposer; and 
wherein the glass interposer electrically connects first and 
second electronic devices on either side of the through-
via and has the same or substantially the same through-
via interconnect density as the first and second elec-
tronic devices it connects; 
wherein either the first or the second electronic devices 
have exposed surfaces for bonding thermal heatsinks or 
other thermal structures and are connected by a plurality 
of electrically and thermally conducting through-vias, 
wherein the plurality of through-vias are distributed 
within the glass interposer and provide localized thermal 
isolation or thermal conduction between the first and 
second electronic devices; and 
wherein the plurality ofthrough-vias are 3 microns to 50 
microns in pitch and 1 micron to 25 microns in diameter. 
24. The interconnect structure of claim 23, wherein the 
glass interposer provides thermal conduction in X and Y 
plane directions. 
25.A scalable glass interposer interconnect structure, com-
prising: 
a glass interposer having a first side and a second side, the 
glass interposer being 20 microns to 100 microns in 
thickness; and 
a plurality of through-vias defined within the glass inter-
poser extending at least from the first side to the second 
side of the glass interposer; 
wherein the glass interposer electrically connects elec-
tronic devices and has the same through-via intercon-
nect density as the electronic devices it connects; and 
wherein a plurality of electronic devices are attached to the 
first side of the glass interposer in a side-by-side con-
figuration; and 
wherein the plurality ofthrough-vias are 3 microns to 50 
microns in pitch and 1 micron to 25 microns in diameter. 
26. The interconnect structure of claim 25, wherein a plu-
rality of electronic devices are attached to the second side of 
the glass interposer in a side-by-side configuration. 
* * * * * 
